The Leader in Configurable Processor Technology

Software & Tools

ARC® xISS and ARC® xISS Turbo Instruction Set Simulators

Fast ARC xISS Instruction Set Simulations Provide 200+ MIPS Performance to Speed Software Development on ARC-Based™ Projects

ARC xISS and ARC xISS Turbo are high-performance instruction-set level simulations that increase software development productivity at every stage of ARC-Based product development. ARC xISS Turbo uses advanced Just-in-Time Compiler technology to produce 200+ MIPS (millions of instructions per second) performance, while ARC xISS provides affordable yet advanced ISS capability at ~20 MIPS performance. Whatever the project phase, ARC xISS products enable programming teams to meet challenging time-to-market requirements.

Content On This Page
| Highlights | JIT Technology and ARC xISS | MetaWare Debugger Integration |


Highlights



ARC xISS Tools Accelerate Time to Market

  • Fast (200+ MHz), configurable environment for ARC software development and tuning
  • Outstanding programmer productivity via powerful, fast simulations of configurable ARC processors and subsystems
  • ARC xISS simulators are user-configurable for processor choices made in the ARChitect Processor Configurator
  • Shortened time to market by early software team engagement on application, OS, driver and utility development using high-performance instruction set simulator technology
  • Ease of use and installation via tight integration with MetaWare tool flow
  • Broadened availability of targets by using ARC xISS/xISS Turbo tools where cost or availability of first silicon/ARC emulation platforms is limited

    topGo back to the top of the page   


JIT Technology and ARC xISS Turbo Flow


View larger image of JIT Technology and MetaWare Trubo Performance
Click for larger version of this image

topGo back to the top of the page   


  

Integration with the MetaWare Debugger for Productivity in Profiling and Verification


ARC xISS products seamlessly work with the MetaWare Debugger. The MetaWare Debugger invokes a xISS simulation as a target; xISS simulation operates within the debugger just as the other ARC targets do, providing a stable and productive development platform for targets. These range from the ARC xCAM cycle-accurate models to the ARCangel FPGA emulation platform to high-speed xISS simulations and actual production hardware.

MetaWare Debugger
Click for larger version of this image

 

topGo back to the top of the page